 |


|
|
●:サポート中 ■:開発中
| |
|
KS4000 |
KS5000 |
KS6000 |
KS6500 |
KS7500 |
KS8500 |
| RTL解析 |
SpyGlass |
● |
● |
● |
● |
● |
● |
| 論理合成 |
Design Compiler |
● |
● |
● |
● |
● |
● |
| RTL Compiler |
● |
● |
● |
● |
● |
● |
| フォーマル検証 |
Conformal |
● |
● |
● |
● |
● |
● |
| タイミング解析 |
Prime Time |
● |
● |
● |
● |
● |
● |
| 論理シミュレータ |
Verilog-XL |
● |
● |
● |
● |
● |
● |
| NC-Verilog |
● |
● |
● |
● |
● |
● |
| Model Sim |
● |
● |
● |
● |
● |
● |
| VCS |
● |
● |
● |
● |
● |
● |
| ATPG/DFT |
DFT Compiler |
● |
● |
● |
● |
● |
● |
| Encounter Test |
|
● |
● |
● |
● |
● |
| TetraMax |
● |
|
|
|
|
|
| 消費電力 |
Power Compiler |
● |
● |
● |
● |
● |
● |
| Prime Power |
|
|
|
● |
● |
● |
| |
|
KG450 |
KG500 |
KG600 |
KG650 |
KG850 |
| RTL解析 |
SpyGlass |
● |
● |
● |
● |
● |
| 論理合成 |
Design Compiler |
● |
● |
● |
● |
● |
| RTL Compiler |
● |
● |
● |
● |
● |
| フォーマル検証 |
Conformal |
● |
● |
● |
● |
● |
| タイミング解析 |
Prime Time |
● |
● |
● |
● |
● |
| 論理シミュレータ |
Verilog-XL |
● |
● |
● |
● |
● |
| NC-Verilog |
● |
● |
● |
● |
● |
| Model Sim |
● |
● |
● |
● |
● |
| VCS |
● |
● |
● |
● |
● |
| ATPG/DFT |
DFT Compiler |
● |
● |
● |
● |
● |
| Encounter Test |
|
● |
● |
● |
● |
| TetraMax |
● |
|
|
|
|
| 消費電力 |
Power Compiler |
● |
● |
● |
● |
● |
| Prime Power |
● |
● |
● |
● |
● |
|
*Verilog-XLは米国Cadence Design Systems社の登録商標です。
*NC-Verilogは米国Cadence Design Systems社の登録商標です。
*RTL Compilerは米国Cadence Design Systems社の登録商標です。
*Conformalは米国Cadence Design Systems社の登録商標です。
*Encounter Testは米国Cadence Design Systems社の登録商標です。
*Design Compilerは米国Synopsys社の登録商標です。
*DFT Compilerは米国Synopsys社の登録商標です。
*Tetra Maxは米国Synopsys社の登録商標です。
*VCSは米国Synopsys社の登録商標です。
*Prime Timeは米国Synopsys社の登録商標です。
*Power Compilerは米国Synopsys社の登録商標です。
*ModelSimは米国Mentor Graphics社の登録商標です。
*SpyGlassは米国Atrenta社の登録商標です。
|
|
|
|